

Page 2 of 18

2/18






FIG 2 Prior Art

3/18



Page 4 of 18

4/18



5/18






FIG 6





7/18



8/18






FIG 8

9/18



Page 10 of 18

10/18










FIG 12




Page 13 of 18

Appln No.: 10/665,402 Pag Applicant(s): Michael Jacob et al. SIGNAL MARGIN TEST MODE FOR FERAM WITH FERROELECTRIC REFERENCE CAPACITOR


FIG 13



14/18



15/18




Page 16 of 18

Appln No.: 10/665,402 Pag Applicant(s): Michael Jacob et al. SIGNAL MARGIN TEST MODE FOR FERAM WITH FERROELECTRIC REFERENCE CAPACITOR


16/18

FIG 16

read



17/18



18/18

FIG 18

